



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION N	IO. F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/426,991	09/426,991 10/26/1999		TATSUYA TAKAHASHI	2933SE-85	2606
22442	7590	02/11/2004		EXAMINER	
	OAN ROSS I	PC	YE, LIN		
SUITE 12				ART UNIT	PAPER NUMBER
DENVER	DENVER, CO 80202			2612	1
				DATE MAILED: 02/11/2004	, /

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Atio4/-				
	Application No.	Applicant(s)				
Office Action Summan	09/426,991	TAKAHASHI, TATSUYA				
Office Action Summary	Examiner	Art Unit				
	Lin Ye	2612				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a replication of 18 NO period for reply is specified above, the maximum statutory period. - Failure to reply within the set or extended period for reply will, by statud. - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	.136(a). In no event, however, may a reply be only within the statutory minimum of thirty (30) d I will apply and will expire SIX (6) MONTHS fro te, cause the application to become ABANDO	timely filed lays will be considered timely. om the mailing date of this communication. NED (35 U.S.C. & 133).				
1)⊠ Responsive to communication(s) filed on 10 l	November 2003.					
	s action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) Claim(s) 1-7 is/are pending in the application. 4a) Of the above claim(s) is/are withdra 5) Claim(s) is/are allowed. 6) Claim(s) 1-7 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/	awn from consideration.					
Application Papers						
9)☐ The specification is objected to by the Examiner.						
10)⊠ The drawing(s) filed on <u>10 November 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. §§ 119 and 120 12)						
 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 13) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78. a) The translation of the foreign language provisional application has been received. 14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78. 						
reference was included in the first sentence of t Attachment(s)	he specification or in an Applicat	tion Data Sheet. 37 CFR 1.78.				
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Information	ry (PTO-413) Paper No(s) I Patent Application (PTO-152)				
J.S. Patent and Trademark Office PTOL-326 (Rev. 11-03) Office A	Action Summary	Part of Paper No. 7				

Application/Control Number: 09/426,991

Art Unit: 2612

DETAILED ACTION

Response to Arguments


1. Applicant's arguments filed 11/10/03 have been fully considered but they are not persuasive as to claims 1-7.

For claims 1 and 5, the applicant argues that there is no teaching or suggestion in Watanabe of keeping the plurality the plurality of transfer electrodes deactivated **prior** to rising substrate potential. The examiner agrees and also understands the applicant disclose in Fig 5, the transfer electrodes deactivated (Φv1- Φv4) prior to the substrate clock signal Φb rises. However the amended claims 1 and 5 still does not disclose this way. The Watanabe reference clearly meets the features and discloses in Figure 2, deactivating the plurality of transfer electrodes (clocks Φv is in low level, and see Col. 1, lines 54-56); discharging the information charges in the channel regions toward the semiconductor substrate (clock Φb rises in high level) by keeping the plurality of transfer electrodes deactivated (clocks Φv keeps in low level same time period) and increasing the potential at the semiconductor substrate; and repetitively executing the storing, transferring, deactivating, and discharging steps to continuously obtain the image signals in display (reproducing) image units (See Col. 2, lines 1-7 and lines 26-37).

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an



Art Unit: 2612

international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

3. Claims 1-4 are rejected under 35 U.S.C. 102(e) as being anticipated by Watanabe et al. U.S. Patent 6,351,284.

Referring to claim 1, the Watanabe reference discloses in Figures 1-5, a methos for driving a solid state image sensor that provides image signals in display image units, wherein the solid state image sensor (10) includes a semiconductor substrate (11), a semiconductor layer formed on the semiconductor substrate and having an opposite conductivity to the semiconductor substrate, the semiconductor layer having a plurality of parallel channel regions (12 & 13) arranged therein, and a plurality of transfer electrodes (15 & 16) arranged on the semiconductor substrate each intersecting the plurality of channel regions, wherein each of the channel regions generates and accumulates information charges (See Col. 1, lines 36-53), the driving method comprising the steps of (See Figure 2): storing information charges in the channel region that correspond to a transfer electrode selected by selectively activating the plurality of transfer electrodes at a predetermined timing during a vertical scanning period (See Col. 2, lines 16-21); transferring the stored information charges to a transfer register (the horizontal transfer section 1h is comprised of a shift register. See Col. 5, lines 20-25); deactivating the plurality of transfer electrodes (clocks Φv is in low level, and see Col. 1, lines 54-56); discharging the information charges in the channel regions toward the semiconductor substrate (clock Φ b rises in high level) by keeping the plurality of transfer electrodes deactivated (clocks Φv keeps in low level same time period) and increasing the potential at the semiconductor substrate; and repetitively executing the storing, transferring,

Art Unit: 2612

deactivating, and discharging steps to continuously obtain the image signals in display (reproducing) image units (See Col. 2, lines 1-7 and lines 26-37).

Referring to claim 2, the Watanabe reference discloses wherein the potential at the semiconductor substrate is raised just before the next storing step (when discharging information charges stored in the pixels, the potential at the semiconductor substrate is raised. The next storing information charges period indicated by a period L is started after the discharging complete immediately as shown in Figure 2).

Referring to claim 3, the Watanabe reference discloses wherein a potential well (depletion layer is formed in the channel region 17 in the buried layer 13) having a predetermined depth is formed in the selected channel region during the storing step to store the information charges as shown in Figure 3.

Referring to claim 4, the Watanabe reference discloses wherein the potential well is prevented from being formed in the discharging step (See Col.2, lines 19-24).

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- Claims 5-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Watanabe et al.
 U.S. Patent 6,351,284 in view of Yadokoro et al. Japan Publication 09-168118.



· Art Unit: 2612

Referring to claim 5, the Watanabe reference discloses all subject matter as discussed in respected claim 1, except the reference does not explicitly show the system deactivates the vertical clock signal so that the transfer electrodes are maintained in a deactivation state after transferring the stored information charges.

The Yadokoro reference discloses in Figures 1 and 4-5, a solid-state camera including a pulse-control circuit (7). When a signal charge is read (after transferring the stored information charges), it deactivates the vertical clock signal (φ v) and horizontal clock signal and reset signal (See page 3, [0019]). The Yadokoro reference is an evidence that one of ordinary skill in the art at the time to see more advantages for deactivating the vertical clock signal after transferring the stored information charges, because it can suppress the excessive heat generation due to the useless drive of the registers and a charge detector and the dark current is reduced and the S/N is improved. For those reasons, it would have been obvious to see the system deactivates the vertical clock signal so that the transfer electrodes are maintained in a deactivation state after transferring the stored information charges by Watanabe.

Referring to claim 6, the Watanabe reference discloses wherein the clock generator activates the substrate clock signal (discharging signal ϕ b or shutter operation) to raise the potential at the semiconductor substrate except when the information charges are stored (during the period L as shown in Figure 2).

Referring to claim 7, the Yadokoro reference discloses wherein the clock generator (a pulse generator 6) keeps the substrate clock signal (reset pulse ϕ R) deactivated to keep the

• Art Unit: 2612

plurality of transfer electrodes deactivated (vertical clock signal φV deactivated when a signal charge is read) except when the information charges are stored (accumulated).

Conclusion

6. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Lin Ye whose telephone number is (703) 305-3250. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wendy R Garber can be reached on (703) 305-4929.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, DC. 20231



· Art Unit: 2612

Or faxed to:

(703) 872-9314

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal drive, Arlington, VA., Sixth Floor (Receptionist).

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Technology Center 2600 Customer Service Office whose telephone number is (703) 306-0377.

Lin Ye January 26, 2004

WENDY R. GARBER
WENDY R. GARBER
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2600